# INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# **74HC/HCT30** 8-input NAND gate

Product specification
File under Integrated Circuits, IC06

December 1990





**74HC/HCT30** 

#### **FEATURES**

· Output capability: standard

I<sub>CC</sub> category: SSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT30 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT30 provide the 8-input NAND function.

#### **QUICK REFERENEC DATA**

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIDOL	PARAMETER	CONDITIONS	нс	нст	UNIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A, B, C, D, E, F, G, H to Y	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	12	12	ns	
C <sub>I</sub>	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	15	15	pF	

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 $f_i$  = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ 

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 V$ 


## **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".


# 74HC/HCT30

## **PIN DESCRIPTION**


PIN NO.	SYMBOL	NAME AND FUNCTION
1	Α	data input
2	В	data input
3	С	data input
4	D	data input
5	E	data input
6	F	data input
7	GND	ground (0 V)
8	Υ	data output
9, 10, 13	n.c.	not connected
11	G	data input
12	Н	data input
14	V <sub>CC</sub>	positive supply voltage








# 74HC/HCT30





## **FUNCTION TABLE**

		OUTPUT						
Α	В	С	D	E	F	G	Н	Υ
L	Х	Х	Х	Х	Х	Х	Х	Н
X	L	Х	Χ	Х	Х	Х	Х	Н
X	Х	L	Χ	Х	Х	Х	Х	Н
X	Х	Х	L	Х	Х	X	Х	Н
X	Х	Х	Χ	L	Х	Х	Х	Н
X	Х	Х	Χ	Х	L	Х	Х	Н
X	X	X	Χ	X	X	L	X	Н
X	Х	Х	Х	X	Х	Х	L	Н
Н	Н	Н	Н	Н	Н	Н	Н	L

# Notes

1. H = HIGH voltage level

L = LOW voltage level

X = don't care

74HC/HCT30

#### DC CHARACTERISTICS FOR 74 HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

## **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TES	T CONDITIONS	
SYMBOL	PARAMETER	74HC							UNIT			
STIMBOL	PARAWETER	+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORMS		
		min.	typ.	max.	min.	max.	min.	max.		( )		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay		41	130		165		195	ns	2.0	Fig.6	
	A, B, C, D, E, F, G, H to Y		15	26		33		39		4.5		
			12	22		28		33		6.0		
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19	75		95		110	ns	2.0	Fig.6	
			7	15		19		22		4.5		
			6	13		16		19		6.0		

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: SSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
A, B, C, D, E, F, G, H	0.60

## **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	PARAMETER	T <sub>amb</sub> (°C) 74HCT								TES	T CONDITIONS	
SYMBOL			+25		-40 to + 85		- 85   -40 to +125		UNIT		WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A, B, C, D, E, F, G, H to Y		16	28		35		42	ns	4.5	Fig.6	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.6	

Philips Semiconductors Product specification

# 8-input NAND gate

74HC/HCT30

## **AC WAVEFORMS**




Fig.6 Waveforms showing the input (A, B, C, D, E, F, G, H) to output (Y) propagation delays and the output transition times.

## **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".